

Fig.1




Fig.2




Fig.3




Fig.4




Fig. 5





Fig. 6






Figure 1 illustrates a memory layout and address incrementing process. The top part shows a memory address range from 1 to 31, with a 64b block starting at address 12. Below this, a 65b block is shown, which is crossed out with a large 'X'. To the right, a sequence of addresses (20, 00, 00, 00, 00, 00) is shown, with a 66b block starting at address 20. Below this, another sequence of addresses (20, 00, 01, 00, 00, 00) is shown, with a 67b block starting at address 20. The diagram illustrates how the address incrementing process affects the memory layout.

Fig.9




Fig.10




Fig.11




Fig.12

